Transformation and VHDL Code Generation from Coarse-grained Dataflow Graph by Oh, Moonwook & Ha, Soonhoi
Transformation and VHDL Code Generation
from Coarse-grained Dataflow Graph
Moonwook Oh
Department of Computer Engineering, Seoul National University





2 Correctness of Operation 3
















































  /.0%b=' 3 ;;+	 4	>D+@4&	C
 --)-+--+-+-+-
13















K;   %b "










































	   C$ @&	ObA	 +P	D> 3 ;4G3	
 ! @&	4P	
	   C$ @&	Ob
 $2b?3&b 4	3&bg;;d3




O 4U 	3D>  U27 (5 5> 	


















>  ='Ab	 72@Q	43?;&	>2O O5>?	




 ! >D 
);7>OPQ2O
;3 4
%	 b4>DO b4 3PO> 
3 PO>D 3&bO ; 6@ O 43 






















YP@ 	  34		  b@b >7>V6O 43 B34	C
D]Vb; d	C
	   C$







">? 	;O;')* 	a ;6 OB 3 B3	P 
b;

4	  ='  .   
	85Z3 ;;4@ 4"7Q
PQZ_S4	"[  _ >   "
D
	)["4D@ "7"D
P4 G$2b?3&b  B4D@U;7>O 4R ^"45>=	C
D	>9<746!
   	>?6P542	P')* 	>@P$2Db 	8'	   
Y=Ub Q5  X+b '89* 	4 'Y 
Q>UDB3 
4	4  =' @4
	











	>+3 &3 5D 
 	 =' 4
3 
DO;
D  %b ;4D@
O	bg9b4-">?2?>D>56&	C
4R @A  	 W%%b




















	 ='`3 ;;V@"" Q5	>>DD   43	5d


















Figure 1.1: (a) The design path of current EDA tools. (b) The design path of DFG
based future EDA tools.
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Figure 2.1: (a) A sample DFG. (b) A multiplexer for a feed-back loop. (c) An output
register for firing control.
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3.1 Transformations for Feed-forward DFGs
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3.2 Transformation for Recursive DFGs
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3.2.1 Unfolding Transformation
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Figure 3.1: (a) Node execution time of A, B, and C are 10, 20, and 40 respectively.
The Iteration bound is 35 time unit and the critical path time (or the iteration period)
is 60 time unit. (b) A retimed DFG of (a). The critical path time is reduced to 40 time




an overlapped rate optimal schedule.
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2gprg means generalized perfect rate graph. A DFG is gprg iff its iteration period is greater than or equal
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Remark 1 In VLSI design, all nodes in a delay-free path are combinational logic and
they must not change their output values until the last node finishes its operat ion.
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output at time offset of      each iteration interval, a buffering register in 
may have a periodical activation schedule,
   
	 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
.  without corrupting
the original functionality.
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Figure 3.2: The DFG has a buffer register on arc (B2,C2). Because the buffer register
preserves the computation result of ancestor nodes, node B1 can start the next itera-
tion before node C2 finishes. The control signal diagram below the schedule shows
activation timing of buffer register B.




















, schedule : output)
Step 1: Let schedule be an empty set.
Let
  
= iteration bound of
	 
.
Step 2: If there is any path of execution time    




          .
Step 4: While traversing        from start to end,                 "! 
(
 "!  is the execution time of the current node)  # "! 
If
     then
place a buffer register before the current node.
put
   	         %$  "!  to schedule.  
.
end if
Step 5: goto Step 2.
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Figure 4.1: A sample DFG with pipelining registers
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port( CLK : IN boolean, -- system clock
RST : IN boolean, -- system reset
P1,P2,P3 : OUT boolean,
D1,D2 : OUT boolean );
end EnableGenerator;
Architecture Bev of EnableGenerator is
begin
Process begin
-- For synchronization with system reset
Reset_loop : loop
P1 <= FALSE; P2 <= FALSE; P3 <= FALSE;
D1 <= FALSE; D2 <= FALSE;
-- Main loop of the iteration period 3
Main_loop : loop
--State 1
wait until CLK’event and CLK=TRUE;
if RST=TRUE then exit Reset_loop; end if;
P1 <= FALSE; P2 <= FALSE; P3 <= FALSE;
D1 <= FALSE; D2 <= FALSE;
--State 2
wait until CLK’event and CLK=TRUE;
if RST=TRUE then exit Reset_loop; end if;
--State 3
wait until CLK’event and CLK=TRUE;
if RST=TRUE then exit Reset_loop; end if;
P1 <= TRUE; P2 <= TRUE; P3 <= TRUE;
D1 <= TRUE; D2 <= TRUE;
end loop; -- Main_loop
end loop; -- Reset_loop
end Process;
end Bev; -- Architecture
Figure 4.2: The VHDL code for an enable generator
13
Entity ResetGenerator is
port( CLK : IN boolean, -- system clock
RST : IN boolean, -- system reset
D1_InitVal, D2_InitVal : OUT boolean );
end ResetGenerator;




D1_InitVal <= TRUE; D2_InitVal <= TRUE;
Main_loop : loop
--State 1
wait until CLK’event and CLK=TRUE;
if RST=TRUE then exit Reset_loop; end if;
...
--State 6
wait until CLK’event and CLK=TRUE;




wait until CLK’event and CLK=TRUE;
if RST=TRUE then exit Reset_loop; end if;
D2_InitVal <= FALSE;
-- To hold D1, D2 in FALSE state.
Hold_loop : loop
wait until CLK’event and CLK=TRUE;
if RST=TRUE then exit Reset_loop; end if;
end loop; -- Hold_loop
end loop; -- Main_loop
end loop; -- Reset_loop
end Process;
end Bev; -- Architecture
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5.1 Implementation of a Feed-forward DFG
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Figure 5.1: Diverse VHDL generation schemes for an original DFG.
=' $2b?3&b 3Q
	DB6Vg3Q




    );"4UX65OOB6 ')* 

	6





















b@b4 	6&	3 V>D474> 7  POB6&	Q B 3	562Da>4	S 	  4 =' 3 ;;
	B 	@Q	gb =' 3 ;;V 65>D











5.2 Buffer Registering and Reduction of Area Cost
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Figure 5.2: (a) Original DFG. Node A, B, C, D, E require 20, 5, 10, 10, 2 time unit re
spectively. The iteration bound is 16, the maximum node execution time is 20 and the
critical path time is 20 time units. (b) A 6-unfolded DFG which allows nonoverlapped
rate optimal schedule. A c ritical path is (D1,E1,A2,D3,E3,A4,D5,E5,A6) and requires
96 time units, which corresponds to
  	   
. (c) A 2-unfolded DFG which has an
overlapped rate optimal schedule. It is much simpler than the DFG in (b).
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Silicon area (# of Xilinx CLB)
Total system 131
Control logic 39
Overhead of control logic 29.8%




Table 5.1: Characteristics of the synthesized hardware
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Figure 5.3: (a) A DFG representation of a mudule of QAM (b) A block diagram
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